Abstract-This paper presents a D-band power amplifier for highspeed communication system. The capacitive effect of interconnection via on transistor performance at high frequency is analyzed and a new via structure is employed to reduce the capacitive effect. The on-chip matching technique for high frequency amplifier is analyzed and the thin-film microstrip line matching network is used, which is combined with biasing network to reduce RF signal loss and silicon cost. The amplifier is fabricated in 0.13-µm SiGe BiCMOS process. The experimental results show a 7 dB gain at 130 GHz with 3-dB bandwidth of 30-GHz. The input return loss is better than 10 dB over 23 GHz. In addition, this amplifier achieves saturated output power (P sat ) of 4.5 dBm and input 1-dB gain compression point (P 1 dB ) of −4.5 dBm. The chip size of implemented power amplifier is only 0.22 mm 2 .
power (P sat ) of 4.5 dBm and input 1-dB gain compression point (P 1 dB )
In order to transmit the signal efficiently, meanwhile maintain the stability of whole system, the matching network plays an important role in high frequency power amplifier design. In conventional designs, the lumped LC network is usually employed to form the matching network. However, due to the inaccuracy of modeling at high frequency and the impact of parasitic elements, the lumped LC network is not suitable for this work.
In this study, a D-band power amplifier is designed and fabricated in 0.13-µm SiGe BiCMOS process. The capacitive effect of via and its impact on transistor performance is analyzed. Then a new via structure is employed to reduce the impact of capacitive effect on transistor performance. After that, the linearity of power amplifier is analyzed and the method of optimizing the biasing condition is introduced. In addition, on-chip matching technique for high frequency amplifier is analyzed and a 2-stage thin-film microstrip line matching network which is combined with biasing network is used to achieve good return loss, wide bandwidth, compact size and good stability. Moreover, in order to achieve the maximum output power, the power matching methodology is used and the load-pull method is employed to optimal the load impedance. Finally, the broad-band design methodology is analyzed. The experimental results of the proposed power amplifier show a power gain of 7 dB at 130 GHz with the 3-dB bandwidth of 30 GHz. The saturated output power P sat is 4.5 dBm and the return loss is better than 10 dB over more than 23 GHz bandwidth. The consumed silicon area of whole circuit is just 0.22 mm 2 .
D-BAND CLASS A POWER AMPLIFIER DESIGN AND ANALYSIS

Transistor and Capacitive Effect of Via
The transistor plays the most important role in millimeter-wave circuit design. Its size and layout will obviously dominate the performance of whole circuit. In high frequency design, the main problem is the available gain of transistor is very low. The small signal model of SiGe HBT transistor is shown in Fig. 1 . The maximum stable gain (MSG) of a transistor can be calculated base on the formula as follow:
where g m is the transconductance of transistor and C bc is the parasitic capacitance between base and collector. From the formula (1), it can be seen that C bc dramatically impacts the performance of device. In high frequency amplifier design, the signal trace is realized by the top metal layer due to its low signal loss. While the transistor is located below the bottom metal layer, so a deep via is needed to connect the device and signal trace, as shown in Fig. 2(a) . With the downscaling of device size, the base and collector of transistor become very close in the layout. Then the capacitive effect between vias which are connected to base and collector cannot be negligible anymore and it will significantly increase the C bc . The capacitance between vias can be estimated by the capacitance equation as follow:
where ε r is relative static permittivity, ε 0 is electric constant, S is overlap area and d is distance between the plates, as illustrated in Fig. 2 . In amplifier design, the ε r is decided by process and ε 0 is constant. Therefore, the variables we can use are -the area (S) and the distance (d). In addition, the length of via which equal to the distance between the signal trace and transistor is also decided by the process, because the signal trace is fixed at the top metal. Then only the width of via can be adjusted. The simulation results of vias at different width and distance is shown in Fig. 3(a) . It can be seen that, the capacitance is dramatically increased with the increasing of width at every distance setting. Moreover with the narrow distance, the impact is more obvious. In addition, the distance between vias is also related to the process. Thus in this work, as shown in Fig. 2(b) , the distance of via structure is set to 2 µm with the width of 3 µm. In this process, the intrinsic base-to-collector capacitance of the transistor is ∼ 6 fF and the capacitance of other popularly used processes is on the same order. Then, by using formula (1), the maximum stable gain (MSG) of transistor is increased by 1.6 dB which is a big improvement for high frequency power amplifier design. As shown in Fig. 3(b) , it should be noted that, by using the proposed via structure, the capacitive effect is depressed and the signal loss of via is just increased 0.05 dB which is acceptable for this work. By using above mentioned technique, the MSG of the transistor is maximized. Therefore by considering the losses of matching network and limitation of load impedance can be realized at high frequency, the gain of every stage can be optimized.
Linearity Consideration and Power Amplifier Topology
The linearity is a very important parameter in power amplifier design. It decides the capability of the amplifier to process the input signal.
The output 1-dB compression point (OP 1 dB ) of the whole power amplifier can be obtained by using the following formula:
where OP 1dB, * is the output 1-dB gain compression point of every stage and whole power amplifier, G * is the gain of every stage. The gain of every stage is already optimized in Section 2. A. Then in order to achieve a good linearity of whole power amplifier, the linearity of every stage need to be optimized, especially the rear stages. The linearity of every stage can be calculated by using the formula as follow:
where V c is the supply voltage of the amplifier, V CE is the voltage between collector and emitter, I s is the maximum current before 1-dB compression point [12] . The V CE and I s depend on the bias point. Therefore, by considering the limitation of application and process, the bias point can be calculated to achieve the optimal linearity. In this work, the bias condition of every stage is set to same level, due to the requirement of application and corresponding to the optimal linearity, the bias current I b is set to 20 µA. In addition, as the application requirement of this work, the higher output power is demanded. So, the supply voltage of whole system is set to a higher level and then the efficiency will be a little degraded. In high frequency amplifier design, in order to achieve higher gain, the cascode structure is often used. However, the cascode structure requires higher supply voltage and then the efficiency will be deteriorated. Moreover, the performance of linearity which is very important in our application will also be affected by using cascode structure [19] . Therefore, the cascode structure is not suitable for this power amplifier design. As a tradeoff between gain, output power and efficiency, the common-emitter structure becomes the practical solution for this power amplifier design. The schematic of the proposed 4-stage common-emitter power amplifier is shown in Fig. 4 .
High Frequency Amplifier Matching Methodology
In high frequency power amplifier design, the matching network is very important, due to it obviously impacts the performance of whole system, such as gain, return loss, stability, output power, efficiency T1  T2   T3   T4   TL1 TL2   TL3   TL4 TL5   TL6   TL7 TL8   TL9   TL10 TL11   TL12   TL13 TL14   TL15   TL16 TL17   TL18   TL19 TL20   TL21   TL22 TL23   TL24   TL25 TL26   TL27   TL28 TL29 TL30 Figure 4 . Schematic of proposed 4-stage common-emitter power amplifier.
and so on [20, 27] . Lumped element based matching network has been demonstrated up to 100 GHz recently [19] . However, at these high frequency designs, the accurate modeling of lumped elements such as capacitor, inductor and transformer is very difficult to be obtained. So the performance of matching network will depends on the accuracy of modeling. With simple structure and applicability of system integration, the thin-film microstrip line is suitable to form the matching network in high frequency amplifier design. The main drawback of thin-film matching network is its relatively large size (on the order of ∼ λ). But, with the increasing of operating frequency, the λ becomes small. In our design the 1/4λ is ∼ 290 µm, so it becomes the suitable choice for this high frequency amplifier design. The structure of thin-film microstrip line is shown in Fig. 5 . In this SiGe HBT technology, there are 5 normal metal layers and 2 top metal layers. The total dielectric thickness from metal 1 to top metal 2 is 10 µm and the conductor thickness of top metal 2 is 3 µm. So the signal line was realized by the thickest metal layer-top metal 2, since it gives minimum RF signal loss. The ground plane is realized by metal 1 with 0.5 µm thickness and the space between signal line and ground plane is 10-µm. The characteristic impedance of this thin-film transmission line can be expressed as follow:
where Cap is the capacitance per unit length and the V p is the phase velocity which can be calculated by V p = c/ √ ε f , where c is the speed of light and ε f is the effective relative dielectric constant. The ε f is related to the relative dielectric constant of the dielectric substrate and also takes the effect of the external electromagnetic fields into account [21] . After optimized through simulation, the width of signal line is set to 15 µm (Z 0 = 50 Ω). The simulated signal loss of this thin-film microstrip line with 100-µm length at different operating frequency is plotted in Fig. 6 . From this figure, the RF signal loss is 0.4 dB to 0.6 dB over 110 GHz to 170 GHz. So it is suitable for using as signal trace and matching network. In order to achieve enough power gain and maximum output power at same time, the different matching strategies are used in input and output matching network design [28] [29] [30] . The conjugate matching method is adopted in input matching network design to achieve the maximum power gain, while the power matching method is adopted in output matching network design to obtain the maximum output power.
Input Matching Network
As mentioned above, the conjugate matching method is used in input matching network design to achieve maximum power gain, as shown in Fig. 7 . The input matching is composed of several thin-film microstrip lines and one capacitor. Firstly, the input impedance of transistor Z trans is transformed by the thin-film transmission line L 1 . Then the admittance Y 3 is given by
Because our design is applied to a wideband high speed system, two-stage matching network is employed to form a wideband matching network. The microstrip lines L 4 , L 5 and L 6 works similar to L 1 , L 2 and L 3 . The capacitor C 1 inserted between two matching network stages acts as not only impedance transforming, also DC signal blocking. The impedance of transistor Z trans is then transformed to Z in at the input point by the matching network. The smith chart presentation of Z trans and Z in from 110 GHz to 170 GHz are plotted in Fig. 8 . Beside the function of impedance transform, the shunt thin-film microstrip line stub L 5 also works as the ESD protection circuit. The shunt stub L 3 has another function of circuit biasing. Then the biasing network is combined with matching network to eliminate the addition biasing network, which leads to less parasitic and gives a small signal loss [22, [31] [32] [33] [34] . Also silicon area is utilized efficiently. 
Output Matching Network
The output matching is another critical consideration in power amplifier design, since it is required to deliver maximum power to the load. Therefore, the power matching method is used instead of conjugate matching method. Because of the nonlinear behavior under larger-signal operation, the load-pull method [24] is employed to determine the optimal load impedance. By using load-pull simulation, it gives an insight into how the output power change with the load impedance varies is obtained. Figure 9 presents the output power contours under different load impedance by using the load-pull simulation. Then as a compromise between power gain and output power, the optimal load impedance is achieved as 27.9 + j19.2 Ω. The schematic of output matching network which is used to transfer the load impedance (50 Ω) to optimal load impedance is shown in Fig. 10 . Beside the function of impedance transform, the shunt stab L 4 and L 7 in output matching network also act as bias network and ESD protect circuit, like their counterpart in input matching network to less parasitic and save silicon area.
Broad-band Design Methodology
Because the application of our design is high-speed communication system, the bandwidth of the amplifier is required to be very wide. The bandwidth of proposed amplifier depends on the inter-stage matching network [25] . As above mentioned, the L-C matching network is used for inter-stage matching, as shown in Fig. 11 . Therefore, the quality factor Q of inter-stage matching network will determine the bandwidth of whole amplifier and its impact is presented in Fig. 12 . The bandwidth of the matching network can be calculated as follow:
where f c is the center frequency. In this design, the required bandwidth is 30-GHz and the center frequency is 130-GHz. Therefore to satisfy the requirement, the Q must be smaller than 4.3. The Q of matching network can be extracted by:
where Z m is the input impedance of matching network. So the value of Q depends on the length and width of thin-film transmission line. On the other hand, if the Q is set very low, the peak gain of the amplifier is also very low. Then, as a compromise of gain and bandwidth, in our design, the width of series transmission line is set to 15 µm and the width of shunt stab is set to 6 µm. Then the Q of matching network is 3.2 at 130 GHz. In addition, in order to enhance the performance of bandwidth, the peak frequency of every stage is set to different with 2.5 GHz spacing. Then the combined whole system is a very wide bandwidth power amplifier, as shown in Fig. 13 . However, by using this method, the total gain of the whole amplifier will also be degraded. Then there is a trade-off between gain and bandwidth, which is decided by the application requirements [35, 36] . 
EXPERIMENTAL RESULTS AND DISCUSSION
The power amplifier is fabricated in 0.13 µm SiGe BiCMOS process with f T of 180 GHz and f max of 270 GHz.
The measurement equipments are calibrated by using line-reflect-reflectmatch (LRRM) calibration with a ceramic standard substrate. The chip photomicrograph of the fabricated power amplifier is shown in Fig. 14 . The silicon area of this amplifier is only 0.22 mm 2 .
The simulation and measurement results of power gain S 21 and return loss S 11 /S 22 are shown in Fig. 15 . The amplifier has a measured gain of 7 dB at 130 GHz and 6.1 dB at 135 GHz with a 3-dB bandwidth over 30 GHz from 117 to 148 GHz which can be used for 40 Gb/s transmission system [5] . The circuit draws 53 mA current from a supply of 1.5 V. When the supply voltage is set to 2.5 V, the gain of 6.5 dB can be achieved at 135 GHz, but the efficiency will be degraded. The input return loss is better than 10 dB over more than 23 GHz. From these figures, it is noted that by using the thinfilm microstrip line to form the matching network, the return loss is good enough over very wide bandwidth and suitable for wideband application. Fig. 16 shows measured large signal characteristics of proposed amplifier. The measurement is performed at 135 GHz. The results show the input P 1 dB of −4.5 dBm and the saturated output power (P sat ) of 4.5 dBm reaching maximum PAE of 4.1%. Finally, Table 1 summarizes the main performance of proposed amplifier and comparison with recently published high frequency amplifiers in siliconbased technology. Compared with other published high frequency amplifiers, the amplifier in this work achieved wider bandwidth and better linearity meanwhile other key parameters are also competitive. 
CONCLUSION
In this study, a D-band power amplifier has been designed and fabricated in 0.13-µm SiGe BiCMOS process. In order to meet the requirement of bandwidth, gain and linearity, 4-stage common-emitter configuration is used and a new via structure is employed to reduce the capacitive effect. Then the linearity of power amplifier is analyzed and the proposed amplifier is optimized for higher output power. In addition, thin-film microstrip line is employed to form the matching network which combined with the biasing network to reduce the RF signal loss and silicon cost. From the experimental results, the designed amplifier shows good linearity, wide bandwidth, and other good performances, which are competitive with recently published high frequency amplifiers. Such crucial characteristics demonstrate the proposed power amplifier is suitable for high frequency high speed communication application.
